

DAFTAR PUSTAKA

- Bashagha, A., & Ibrahim, M. (1998). Two's Complement Division Without Using The Set of Full Precision Comparisons.
- Dubey, K., Kothari, U., & Rao, S. (2020). Floating Point Multiplication.
- E, E., & Jr, S. (2007). The Negative Two's Complement Number System. *Journal of VLSI Signal Processing*.
- Gou, A., Sun, Y., & Kimura, S. (2018). An Efficient Multiplier Architecture for Deep Learning Accelerators. *IEEE 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)*, (hal. 556-561).
- Gou, Y., Sun, H., & Kimura, S. (2018). Design of Power and Area Efficient Lower Part OR Approximate Multiplier. *IEEE (TENCON 2018 Proceedings)*.
- Juneja, K., Jangra, A., & Khurana, D. (2024). Design of a Quaternary Component and Wallace Tree Integrated Baugh Wooley Multiplier. *Int. Journal of Networked and Distributed Computing*.
- Kaur, R., & Sharma, R. K. (2016). Performance Analysis of Different Multipliers using 45nm CMOS Technology. *International Journal of Computer Applications*, 33-38.
- Mano, M., & Ciletti, M. (2013). *Digital Design with an Introduction to the Verilog HDL*. Upper Saddle River, NJ: Pearson.
- Mitra, S., & Achary, T. (2018). *Digital Image Processing*. New York: McGraw-Hill.
- Priyadarshini, V. (2018). *Design and Analysis of Approximate Multipliers*.
- Rahman, M. M., & Kumar, S. (2019). Design of a High-Speed Booth Multiplier for Signed-Unsigned Numbers using 90nm CMOS Technology. *Journal of Engineering and Applied Sciences*, 4110-4115.
- S., K. M. (2011). *Digital Electronics Principles and Applications*. New York: McGraw-Hill.
- Saha, P., Bhattacharyya, P., & Dandapat, A. (2014). Improved Floating Point Multiplier Design Based on Canonical Sign Digit. *IEEE*.
- Srinivas, B., & al., e. (2021). Low Power and Area Efficient Signed-Unsigned Multiplier Design using GDI Technique. *International Conference on Design Innovations for 3Cs*, (hal. 112-117).
- Waris, H., Wang, C., & Liu, W. (2020). Hybrid Low Radix Encoding Based Approximate Booth Multipliers. *IEEE*.
- Wu, Y., Chen, C., Xiao, W., Wang, X., Wen, C., Han, J., . . . Zhou, C. (2023). A Survey on Approximate Multiplier Design for Energy.
- Xu, X., Shah, N., Evans, A., Sinha, S., Cline, B., & Yeric, G. (2018). Standar Cell Library Design and Optimization Methodology.
- Yu, Y., Pan, W., Tang, C., Yin, N., & Yu, Z. (2024). Design of a High Speed, Low Power PTL CMOS Hybrid Multiplier Using Critical-Path Evaluation Model. *IEEE*.