

DAFTAR PUSTAKA

- Cao, X., Jiao, H., & Marinissen, E. J. (2022). A bypassable scan *flip-flop* for low power testing with data retention capability. *IEEE Transactions on Circuits and Systems II: Express Briefs*, 69(2), 554–558, doi:10.1109/TCSII.2021.3096885.
- Edwards, R. T., Shalan, M., & Kassem, M. (2021). *Real silicon using open-source EDA*. *IEEE Design & Test*, 38(2), 38–44.
- Fu, R., Wang, C., Yu, B., & Ho, T.-Y. (2025). *TeMACLE: A Technology mapping-aware area-efficient standard cell library extension framework*. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 44(8), 3034–3045. doi: 10.1109/TCAD.2025.3529802, doi:10.1109/MDAT.2021.3050000
- Jenila, R., & Jagannadha Naidu, K. (2025). *A survey on learning-based PnR optimization for VLSI physical design automation*. *IEEE Access*, 11, 1–22, doi:10.1109/ACCESS.2025.3631956
- Kim, S., & Kim, T. (2025). *Design and utilization of multiskewed multibit flip-flop cells for timing optimization: Design and technology co-optimization approach*. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 44(3), 1084–1097, doi: 10.1109/TCAD.2024.3457834
- Klemme, F., & Amrouch, H. (2021). *Machine learning for on-the-fly reliability-aware cell library characterization*. *IEEE Transactions on Circuits and Systems I: Regular Papers*, 68(6), 2569–2579, doi: 10.1109/TCSI.2021.3069664
- Ko, M., Joo, B., & Kong, B.-S. (2025). *A low-power fully-static contention-free flip-flop with reduced clock load*. *IEEE Transactions on Circuits and Systems II: Express Briefs*, 72(2), 419–423, doi: 10.1109/TCSII.2024.3499347
- Krishna, G. R., & Lorenzo, R. (2024). *A novel 18T hybrid master-slave flip-flop with low power and delay*. *IEEE Access*, 12, 186445–186453, doi: 10.1109/ACCESS.2024.3474850
- Lee, Y., Shin, G., & Lee, Y. (2020). *A fully static true-single-phase-clocked dual-edge-triggered flip-flop for near-threshold voltage operation in IoT applications*. *IEEE Access*, 8, 40232–40245, doi: 10.1109/ACCESS.2020.2976773
- Lim, H., Kim, T., & Kang, S. (2024). *Reconfigurable multi-bit scan flip-flop for cell-aware diagnosis*. *IEEE Transactions on Circuits and Systems II: Express Briefs*, 71(4), 2024–2028, doi: 10.1109/TCSII.2023.3332082
- Lim, Y. W., Kamsani, N. A., Sidek, R. M., Hashim, S. J., & Rokhani, F. Z. (2022). *Energy-Performance Optimization via P/N Ratio Sizing With Full Diffusion Tata letak Structure and Standard cell Height Tuning in Near-Threshold Voltage Operation*. *IEEE Access*, 11, 12536–12546, doi: 10.1109/ACCESS.2022.3230897
- Park, H., & Jeong, H. (2022). *Self-shut-off pulsed latches for minimizing sequencing overhead*. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, 30(11), 1728–1738, doi.org/10.1109/TVLSI.2022.3184410
- Schrape, O., Andjelković, M. S., Breitenreiter, A., Zeidler, S., Balashov, A., & Krstić, M. (2021). *Design and evaluation of radiation-hardened standard cell flip-flops*. *IEEE Transactions on Circuits and Systems I: Regular Papers*, 68(11), 4796–4809, doi:10.1109/TCSI.2021.3109080.

- Singh, R., & Chauhan, R. (2025). *Design and Implementation of Universal Asynchronous Receiver/Transmitter (UART): A Review*. In 2025 IEEE International Conference on Computer, Electronics, doi: 10.1109/IC2E365635.2025.11167834
- Solovyev, R. A., Mkrtchan, I. A., Telpukhov, D. V., Shafeev, I. I., Romanov, A. Y., Stolbikov, Y. V., & Stempkovsky, A. L. (2025). *PAGR: Accelerating global routing for VLSI design flow*. IEEE Access, 13, 1-15, doi: 10.1109/ACCESS.2025.3526722
- Sung, G. M., Tung, L. F., Wang, H. K., & Lin, J. H. (2020). *USB Transceiver with a Serial Interface Engine and FIFO Queue for Efficient FPGA-to-FPGA Communication*. IEEE Access, 8, 69788–69799, doi: 10.1109/ACCESS.2020.2986510
- Sung, G.-M., Tung, L.-F., Huang, C.-J., & Yu, C.-P. (2023). *Front-end gateway system with serial communication protocol conversion and edge computing platforms*. IEEE Access, 11, 93193–93203, doi: 10.1109/ACCESS.2023.3307631
- Thomas, T. S., Singh, A., Ramanathan, S., & Rafeeqe, S. (2024). *A novel channel-aware, non-sampling UART with augmented clock frequency resilience*. IEEE Transactions on Circuits and Systems II: Express Briefs, 71(5), 2574–2578.
- Wang, Z., Zhao, P., Springer, T., & Wang, L. (2023). *Low-power redundant-transition-free TSPC dual-edge-triggering flip-flop using single-transistor-clocked buffer*. IEEE Transactions on Very Large Scale Integration (VLSI) Systems (Advance online publication), doi: 10.1109/TVLSI.2023.3251286
- Ye, Y., Chen, T., Gao, Y., Yan, H., Yu, B., & Shi, L. (2024). *Timing-driven Technology mapping approximation based on reinforcement learning*. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 43(9), 2755–2768. doi: 10.1109/TCAD.2024.3379016.
- You, H., Yuan, J., Yu, Z., & Qiao, S. (2021). *Low-power retentive true single-phase-clocked flip-flop with redundant-precharge-free operation*. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 29(5), 1022–1032, doi: 10.1109/TVLSI.2021.3061921